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Abstract
Finding the Eulerian circuit in graphs is a classic problem, but in-
adequately explored for parallel computation. With such cycles finding
use in neuroscience and Internet of Things for large graphs, designing a
distributed algorithm for finding the Euler circuit is important. Existing
parallel algorithms are impractical for commodity clusters and Clouds.
We propose a novel partition-centric algorithm to find the Euler circuit,
over large graphs partitioned across distributed machines and executed
iteratively using a Bulk Synchronous Parallel (BSP) model. The algo-
rithm finds partial paths and cycles within each partition, and refines
these into longer paths by recursively merging the partitions. We de-
scribe the algorithm, analyze its complexity, validate it on Apache Spark
for large graphs, and offer experimental results. We also identify memory
bottlenecks in the algorithm and propose an enhanced design to address
it.
1 Introduction
Finding an Euler circuit through a graph is a classic problem in graph theory,
and traces its origins to Leonard Euler’s paper on finding a walk through the
Seven bridges of Ko¨nigsberg while traversing each bridge exactly once [1]. The
circuit requires that starting at any vertex, we traverse every edge of the graph
that is part of the connected component exactly once, and return back to the
starting vertex. Finding such circuits is practically useful in transportation and
logistics for route planning [2, 3], and for efficient circuit design [4].
A sequential algorithm to find the Euler Circuit by Hierholzer [5] is the
most popular, and has linear time-complexity in the number of edges, O(|E|).
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As a result of its simplicity and low time complexity on sequential and shared-
memory machines, there has not been the need for any substantial work on
parallel algorithms to find the Euler circuit.
However, graph datasets are growing large in various domains. We are seeing
the use of Euler circuits in large graphs from biology for DNA fragment assem-
bly and rendering [6, 7], and for routing of autonomous vehicles [8, 9] that can
span large networks over fine-grained spatial regions. There has also been a pro-
liferation of scalable Big Data platforms and abstractions for graph processing,
such as GraphLab [10], Google Pregel/Apache Giraph [11,12] and GraphX [13],
which operate on commodity clusters and clouds and have democratized access
to computing. This motivates the need for a parallel Euler circuit algorithm
that can make effective use of commodity resources and such abstractions.
Graph algorithms tend to be memory-bound, and distributed algorithms al-
low the entire graph to fit in distributed memory [14]. There has been some work
on parallel Euler circuit algorithms for the PRAM model of computation [15,16].
Specifically, Atallah and Vishkin [15] propose an algorithm using the CRCW
PRAM model that has a time complexity of O(log |V |), where |V | is the number
of vertices, using |V +E| processors. However, the PRAM model is not practical
for modern distributed systems which we target. Makki [17] extends a prior cen-
tralized algorithm [18] to an iterative distributed solution, where at every step,
we traverse from a single active vertex along one of its unvisited out-edges. This
resembles a contemporary vertex-centric programming model like Pregel [11],
but suffers from a high coordination cost of O(|E|), which is intractable for large
graphs on commodity clusters. Other vertex-centric algorithms identify circuits
for trees, but not for general graphs [19].
In this paper, we propose a novel partition-centric distributed algorithm [20,
21, 22] to find the Euler circuit for large graphs. We assume that the graph is
an Euler graph, i.e., every vertex has an even number of edges [5]. The graph is
partitioned into connected components placed on different machines. Intuitively,
we then concurrently find pairwise edge-disjoint partial paths locally in each
partition, and then recursively merge the partial paths in pairs of partitions,
to construct the final circuit. Our algorithm attempts to reduce the memory
and communication costs. Finding local paths reduces the memory for a single
partition on a machine by replacing many edges with a single path. Merging
partition-pairs onto a single machine is a form of coarse-grained communication,
while allowing paths to be linked together. To the best of our knowledge, this
is the first partition-centric distributed algorithm for finding an Euler Circuit.
We make the following specific contributions in this paper:
1. We design a partition-centric algorithm to find the Euler circuit for large
graphs on commodity clusters. We describe the algorithm and its complexity
measures, in Sec. 3.
2. We implement the algorithm on Apache Spark [23], and present experimental
results and analysis for large synthetic graphs, in Sec. 4.
3. We identify memory bottlenecks in our design and propose improvements,
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supported by an analytical study, in Sec. 5.
Also, we offer background and review related literature in Sec. 2, and present
our conclusions and future work in Sec. 6.
2 Background and Related Work
2.1 Distributed Graph Processing Platforms
A number of graph-processing libraries and frameworks exist for shared-memory
and High Performance Computing (HPC) clusters. These offer efficient data
structures and programming models to design graph algorithms. The Boost
Graph Library (BGL) [24] support various graph algorithms, including Euler
circuit, on shared-memory systems, with Parallel BGL [25] offering an MPI-
based implementation. Similarly, CGMgraph [26] provides an integrated library
of parallel graph methods for clusters using MPI, and implements Euler circuits
over forests. Gunrock [27] is a data-centric graph processing library for GPUs
using the Bulk Synchronous Parallel (BSP) model [28]. However, such plat-
forms designed for HPC and shared-memory machines are not well-suited for
commodity clusters and Clouds, which have networks with higher latency, and
is the focus of our work.
Distributed graph processing platforms have been developed in the Big Data
community, to operate on commodity clusters and Clouds [10, 11]. In particu-
lar, component-centric models of iterative computing have emerged [20], where
graph components of different granularities – vertex, subgraph, partition – be-
ing the unit of data-parallel computation on the partitioned and distributed
graph [11,21,22]. These are based on Google’s Pregel vertex-centric computing
model, where users specify the graph algorithm’s logic from the perspective of
a single vertex, which can update the local state and pass messages to other
vertices. This logic executes in parallel on all vertices, and messages generated
are delivered in bulk after a global barrier that waits for all vertices to complete
execution. This is then repeated iteratively, as a series of supersteps using a
BSP execution model [28], and terminates when all vertices “vote to halt” and
no messages are in flight.
This model of computing eases the development of distributed graph algo-
rithms by avoiding race conditions, exploiting parallelism and retaining the en-
tire graph in distributed memory. Others have extended this to include coarser
units of parallelism, such as partitions [22] and connected-components [21].
These allow more progress to be made in a single superstep by processing all
entities within the partition or subgraph toward local convergence, and reducing
the total number of supersteps required for execution. These reduce the barrier-
synchronized coordination costs and also the messaging costs, relative to Pregel.
We use the partition-centric computing model in our algorithm design.
Apache Giraph [12] is an open-source implementation of Pregel. The popular
Apache Spark [23] Big Data platform has also been extended as GraphX [13] to
support a vertex-centric model. We extend Spark to a partition-centric model
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to implement our algorithm, leveraging the scalable platform benefits of Spark
and the algorithmic benefits of this abstraction.
2.2 Parallel Eulerian Circuit Algorithms
There has been active work on algorithms for Euler circuits, with some parallel
and distributed approaches as well. Fleury [29] proposed one of the first sequen-
tial solutions with a time complexity of O(|E|2). But Hierholzer’s [5] solution
with a complexity of O(|E|) is the most common. It selects an initial source
vertex in the graph and traverses out along an unvisited edge, repeatedly until
it returns to this source and there are no unvisited edges out from it. The algo-
rithm runs again from a source vertex having unvisited edges, and this repeats
until all edges are visited. Each run identifies an edge-disjoint cycle, or a circuit,
in the graph, and they each intersect with at least one other circuit at one or
more vertices. Merging the cycles at these vertices gives a full Euler circuit.
Parallel algorithms to find the Euler circuit have been examined in detail for
the PRAM computing model. Tarjan and Vishkin [30] proposed the Euler tour
technique as part of identifying the biconnected components of an undirected
graph. This was further improved as a parallel algorithm for finding Euler cir-
cuits [15, 16], which runs in O(log |V |) time on a CRCW PRAM model, with
|V | + |E| processors having access to the whole graph in shared memory. It
first transforms the original graph to an auxiliary bipartite graph, constructs
a spanning tree through it, identifies an Euler digraph, followed by an Euler
circuit, which is then mapped back to the original graph. However, a key lim-
itation of such PRAM algorithms is that their theoretical speedup does not
match reality [31], especially on contemporary distributed computing clusters.
Makki [17] employs a vertex-centric adaptation of Hierholzer’s algorithm and
traverses the next unvisited edge from the current vertex. It backtracks when
visiting a vertex which has only one unvisited edge so as to construct a single
walk and not have to later merge edge-disjoint cycles. While this is compatible
with the Pregel model and can even be extended to a partition-centric one, it has
performance limitations on large graphs. The number of barrier-synchronized
supersteps is equal to the number of edges (vertex-centric) or edge cuts between
partitions (partition-centric), which is a high coordination cost. Further, all but
one machine hosting the partition with the active vertex are idle at a time,
causing poor resource utilization. We address both these limitations.
Caceres, et al. [32] identify the Euler circuit on a tree using the BSP model.
The undirected edges of the tree are replaced by a pair of directed edges, and
the successor for each edge in the circuit is identified using sorting. This is
followed by list-ranking of each vertex in the circuit. On a system with p pro-
cessors, it requires O( |V |p ) memory per processor, and takes O(log p) supersteps
and O( |V |p ) computations per superstep. Yan, et al. [19] take a similar vertex-
centric approach to find the Euler circuit for a tree. It satisfies their Balanced
Practical Pregel Algorithm (BPPA) constraints, and takes 2 supersteps to com-
plete. However, neither generalize to a graph.
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Lastly, external-memory algorithms have been designed to process large
graphs that do not fit in main memory, and these have been used to find the
Euler circuit on trees as well [33]. However, they have significant I/O bottle-
necks.
In summary, current literature on finding Euler circuits are sequential algo-
rithms, parallel PRAM algorithms limited to theoretical use, have high com-
plexity for large graphs, or work only on trees and not graphs. We address this
gap with a distributed algorithm that uses a partition-centric approach, and
offers better complexity metrics that is suitable for scaling to large graphs on
commodity clusters.
3 Partition-centric Euler Tour
The starting point for our distributed algorithm is an undirected graph that
has been partitioned into p parts, each present on a different machine. The
expectation is that the partitioner has minimized edge cuts between the par-
titions, and load-balanced the number of vertices in the partitions, using tools
like ParHIP [34]. A consequence of this is that each partition is likely to contain
one or more large connected components. The graph must be Eulerian, with all
vertices having an even number of (local or remote) edges.
Such an undirected graph, partitioned across P1–P4, is illustrated in Fig. 1a.
Internal vertices in each partition (white, e.g., v4, v5 in P2) are connected ex-
clusively through local edges (red solid lines, e.g., e3,4, e4,5) to other vertices in
the same partition. Boundary vertices (yellow, e.g., v3 in P2) have at least one
remote edge (blue dashed lines) to vertices in other partitions (e.g., between v3
in P2 and v13 in P4). All vertices are given unique labels, and the edges are
uniquely labeled by the pair of vertex IDs that they are incident upon (e.g., e3,13
between v3 and v13). As the graph is undirected, ei,j and ej,i are equivalent.
One Euler circuit in this graph is:
(e1,2)P1 → e2,3 → (e3,4 → e4,5 → e3,5)P2 → e3,13 →
(e12,13 → e11,12)P4 → e6,11 → (e6,7 → e7,8 → e8,9)P3
→ e9,10 → (e10,12 → e12,14)P4 → e1,14
For convenience, we have used parenthesis to group local edges within a parti-
tion, with the partition ID in the subscript. The blue edges not within paren-
thesis are remote edges. Alternatively, this can be represented as a series of
vertex IDs.
In the rest of this section, we formally define the partitioned-graph and the
Euler circuit problem, followed by our proposed algorithm, its formal properties,
and a complexity analysis.
3.1 Preliminaries
An undirected graph is defined as G = 〈V,E〉, where vi ∈ V is the set of
vertices and ei,j ∈ E ⊆ V × V is the set of edges, where ei,j connects from
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Figure 1: Incremental phases of finding a partition-centric Euler circuit on a
sample graph.
vertex vi to vj . We represent an undirected edge with a pair of directed edges,
i.e., ei,j ∈ E ⇔ ej,i ∈ E.
The Euler Circuit on this graph is a path pi = [ei,j , ej,k, ..., ep,q, eq,i] | ∀ei,j ∈
E ∃ ei,j ∈ pi, exactly once. Here, we require that the path starts and ends at
the same vertex vi ∈ V , the sink vertex of an edge is the same as the source
vertex of its successor edge, and every edge in E appears exactly once in the
path.
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Figure 1: Incremental phases of finding a partition-centric Euler circuit on a
sample graph.
Let δ(vi) be the undirected edge degree of vertex vi. It has been proved
that a graph is Eulerian, i.e., has an Euler circuit, if and only if ∀vi ∈ V, δ(vi)
mod 2 = 0, i.e., all vertices have an even degree [1].
A graph G partitioned into n parts is given as G = {P1, ..., Pn}, where
Pi = 〈Ii, Bi, Li, Ri〉 | Ii, Bi ⊆ V, Li, Ri ⊆ E
Here, I and B are the set of internal and boundary vertices for the partition,
while L and R are its set of local and remote edges. Local edges connect vertices
within the same partition while remote edges connect vertices in different par-
titions, i.e., lp,q ∈ Li =⇒ vp, vq ∈ (Ii ∪ Bi) and rp,q ∈ Ri =⇒ vp ∈ Bi, vq ∈⋃
j∈n\iBj . Each vertex in the original graph appears exactly once in one of the
partitions, and similarly for each local edge. This is formally stated for vertices
as: ⋃
i∈n
(Ii ∪Bi) = V Ii ∩Bi = ∅
∀i, j ∈ n, i 6= j, (Ii ∪Bi) ∩ (Ij ∪Bj) = ∅
and likewise for edges. WLOG we treat a partition as a connected component
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to simplify the algorithm design. But it can be generalized to partitions with
multiple components, and to the graph itself having multiple components.
We define the meta-graph formed from the partitioned graph as G = 〈V ,E〉,
where the meta-vertices V = {P1, ..., Pn} are the set of partitions, and the meta-
edges E ⊆ V ×V = {mi,j | ∃ ek,l ∈ E, vk ∈ Bi, vl ∈ Bj} denote the existence of
at least one edge between their boundary vertices. The weight of a meta-edge
mi,j is given as ω(mi,j), the count of the edges between all the boundary vertices
of those two partitions.
Further, we classify the boundary vertices for a partition into one of two
types: odd degree boundary vertices (OB) and even degree boundary vertex
(EB) ∗, such that OBi ∪ EBi = Bi and OBi ∩ EBi = ∅. We further have,
oi ∈ OB ⊆ B =⇒ δL(oi) mod 2 = 1
ui ∈ EB ⊆ B =⇒ δL(ui) mod 2 = 0
where δL and δR give the local edge degree and remote edge degree for that
boundary vertex, respectively. Since we have an Eulerian graph, δL(v) + δR(v)
mod 2 = 0. This implies that these odd vertices have an odd numbered remote
edge degree as well, and even vertices have an even numbered remote edge
degree. In Figure 1a, the boundary vertices are in yellow, of which v3 is an
EB with two remote edges, while the rest are OBs. Also, each partition will
have an even number of odd vertices, as can be proved using the Handshaking
Lemma [1].
3.2 Approach
We present the high-level idea behind the partition-centric Eulerian circuit,
followed by the detailed algorithm, relevant properties and complexity measures.
The circuit is calculated in 3 phases.
Phase 1. Within each partition, we first identify edge-disjoint maximal local
paths that start and end at an OB through local edges. We then find edge-
disjoint maximal local cycles using the remaining local edges, which start and
end at EBs or internal vertices. This may include trivial tours that start and
end at the same even degree boundary vertex, with no edges. This phase is
done concurrently on all partitions.
∗For brevity, we contract these terms and alternatively refer to them as odd vertices (or
OB) and even vertices (or EB).
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After this, all local edges L are part of exactly one path or cycle, and all
internal vertices I and boundary vertices B are part of one or more paths or
cycles. Each path effectively forms a new coarser edge, which we call an OB-
pair, that internally encodes the edges in the path. Likewise, the source/sink
boundary or internal vertex encodes the edges in the cycle. The cycles on
internal vertices are appended to some OB path or EB cycle. So, after Phase
1, the paths and cycles consume and replace all the local edges and internal
vertices that are part of them, and persist the mapping to disk. This allows the
sets L and I to be removed to conserve memory, and only retain the new set of
OB-pairs, the boundary vertices B, and the remote edges R in memory.
E.g., In Fig. 1a, the local path between v6 and v9 in P3 is e6,7 → e7,8 →
e8,9, and this is replaced by the OB-pair edge e6,9 in P4, as shown in Fig. 1b.
Similarly, the local cycle starting at v3 in P2, e3,4 → e4,5 → e3,5, is consumed
and only the boundary vertex v3 is retained in P2.
Phase 2. After Phase 1 completes, we identify pairs of partitions that will
be merged together. This allows the remote edges between a partition-pair to
become local edges of the merged partition, and the corresponding boundary
vertices for those edges to become internal vertices (if they have no remote edges
to any other partition), or remain boundary vertices. After this, we rerun Phase
1 on each merged partition to identify additional local paths and cycles that
consume these new local edges and internal vertices. As before, this happens
concurrently on each merged partition, forming one level. This merge process
is repeated recursively, forming a merge tree (Fig. 2). We use a greedy strategy
to identify partitions to merge that prioritizes partitions with high meta-edge
weight ω between them. At the end, only one merged partition remains.
E.g., Fig. 1c shows the first level of Phase 2 merging performed on the output
of Phase 1 in Fig. 1b, with P1 and P2 merged into P2, and P3 and P4 merged
into P4. The remote edge e2,3 between P1 and P2 has become a local edge. On
running Phase 1 on the merged P2, it would identify e1,2 → e2,3 as a local path
between the odd vertices, v1 and v3, which is replaced by the OB-pair, e1,3, as
seen in Fig. 1d.
As we can see, Phase 1 reduces the memory usage by the local edges and
internal vertices, while Phase 2 increases the memory usage by merging two
partitions into one, with the expectation that the memory usage at any point
in time is within the limits on a single machine.
Phase 3. At the root partition of the merge tree, we will have a set of
internal vertices and cycles (Fig. 1e). We then recursively unroll this coarse-
grained information to reconstruct the full Euler circuit, using the book-keeping
information persisted to disk. The unrolled path itself can be pushed to disk
as it is created. Starting at any vertex in this root partition, we unroll the
edges of a local cycle that it initiates until we reach a pivot vertex, which is a
vertex that has multiple paths or cycles intersecting through it. We then switch
to recursively unrolling edges of a different path or cycle passing through this
pivot vertex and created at a lower level, until we return to the pivot vertex,
and resume our earlier unrolling. This recursively continues until all edges are
emitted. This combines the coarse-grained metadata from the merge tree with
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the fragments of paths and cycles identified by partitions at different levels into
the final circuit, in a single pass.
3.3 Algorithms
Algorithm 1 Phase 1: Identifying local paths and cycles
1: procedure doPhase1(Partition Pi)
2: for v ∈ Bi do I Init vertices and edges
3: v.visited = false
4: for e ∈ Li do
5: e.visited = false
6: pathMap[ ] = ∅
7: while ∃v.type == OB && v.visited == false do
8: pathMap[ ].add(findEulerPath(v))
9: for ∀v.type == EB do
10: pathMap[ ].add(findEulerPath(v))
11: while ∃e.visited == false do I e.src ∈ Ii
12: ivCycle = findEulerPath(e.src)
13: mergeInto(pathMap, ivCycle)
return pathMap
We describe the algorithms for the first two key phases here. We omit a
detailed algorithm for Phase 3, for brevity.
3.3.1 Phase 1
Alg. 1 will be executed concurrently in a partition-centric manner on all the
partitions of the initial graph, and on each merged partition after Phase 2.
We initialize all boundary vertices and local edges to be unvisited in lines 2–5,
and create an empty pathMap structure in line 6, which will have the local
paths and cycles found in this partition. We then call findEulerPath for all
unvisited odd degree boundary vertices, in lines 7–8. This procedure navigates
along unvisited edges, marking them and their incident vertices as visited, and
returns a maximal path. When starting with an OB vertex, this path will end
at another OB vertex with no remaining unvisited edges, as we show later in
Lemma 1. If we have 2n OB vertices, this will find exactly n paths.
Once all OB paths are exhausted, we find cycles starting at EBs using find-
EulerPath. Here, we traverse from every EB exactly once, as shown in lines
9–10, and include even a trivial singleton path with zero edges. Later, Lemma 2
shows that such a maximal path will result in a cycle. So, if we have m EB
vertices, this will find exactly m cycles or singletons.
Lastly, if there still remain any unvisited edges, then either of their incident
vertices must be an internal vertex. We initiate a maximal traversal from this
vertex, in lines 11–13, which will form a cycle, ivCycle (Lemma 2). Further,
this cycle will intersect with one of the existing OB paths or EB cycles in this
10
Algorithm 2 Phase 2: Creating merge tree from meta-graph
1: procedure generateMergeTree(G)
2: mergeTree = ∅
3: l = 0 I Current level
4: Gl ← G I Initialize meta-graph at level 0
5: while |V l| > 1 do
6: edges = maximalMatching(El)
7: mergeTree.add(l, edges) I Add partitions incident on each edge as sib-
lings in the tree at level l
8: l← l + 1 I Increment level
9: Gl = rebuildMetaGraph(Gl−1, edges)
return mergeTree
partition (Lemma 3). mergeInto combines the internal vertex cycle into one
of these prior paths/cycles, at a vertex at which they intersect, thus extending
the prior ones.
The pathMap assigns a unique Path ID to each cycle or path added to it, its
type (OB path or EB cycle), the source and optionally (if it is a path) the sink
boundary vertex ID, and the remote edges for the boundary vertices. The actual
vertices and edges in the path/cycle can be persisted to disk. The pathMap is
adequate to proceed to the next phase, and other data structures of the partition
can be removed.
3.3.2 Phase 2
This phase first identifies the pairs of partitions that will be merged recursively,
starting with the initial partitions of the graph, until just a single merged par-
tition remains. Alg. 2 builds this merge tree statically on 1 machine, using just
the meta-graph – the list of partition IDs as meta-vertices, their meta-edge con-
nectivity, and their edge weights – which is small in size, O(n(n − 1)), with n
partitions and a maximum of n(n− 1) meta-edges between them.
Alg. 2 uses a greedy approach, with the intuition that partitions with the
most edges between them should be merged first as it allows for the consumption
of more local edges in the next level’s execution of Phase 1. In lines 2–4, we
initialize an empty mergeTree, set the level as 0, and set the meta-graph at this
level as the original meta-graph with all partitions. In lines 5–9, we build one
level of the merge tree for each iteration, until only one partition remains. For
each level, we find a maximal matching of meta-edges over the meta-graph such
that all meta-vertices appear exactly once on the selected meta-edges (unless
there are an odd number of meta-vertices, in which case one can be skipped),
and the sum of the weights of the meta-edges is the highest. This uses a greedy
algorithm, maximalMatching, which sorts the meta-edges in descending order
of their weights and greedily selects them while ensuring none share a common
meta-vertex.
The pairs of meta-vertices (partitions) on each selected edge form siblings
in the tree at level l, with the parent being one of the two partitions (e.g., the
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one with a larger partition ID) that is merged into at the next level. We then
rebuild the meta-graph for the next level using the merged partitions as the
meta-vertices, and repeat this process.
The merge tree for the graph in Fig. 1a is shown in Fig. 2. Here, the edge
weights between P3 and P4 is the highest, and they are selected for merging at
level 0. That leaves P1 and P2 as the remaining partitions to be merged. We
pick P2 and P4 as the parents. In the next level 1, these two merged partitions
are merged again, and into a single partition P4.
While the merge tree is constructed at the start, the actual merging of two
partitions is done after executing Phase 1 on them at each level. This involves
transferring the pathMap from the child partitions to the parent, converting
the remote edges between the children to local edges, and introducing relevant
local and boundary vertices. Once merged, we invoke Phase 1 on each merged
partition, in parallel, for this level.
3.4 Lemmas
Assertion 1. It is necessary to identify a maximal local paths starting and
ending at odd degree boundary vertices, and only then the cycles starting and
returning at even degree boundary vertices and at internal vertices, within a
partition.
Initiating a traversal from a even internal or boundary vertex is not guaranteed
to form a local cycle and return back to the same vertex because an edge it
takes may be the last local edge to an odd degree boundary vertex. Hence, by
starting traversals at an odd vertex to find paths, and repeating this till all the
odd edges are consumed, we ensure that only vertices with an even unvisited
degree remain.
E.g., in Fig. 1a, if we first initiate a traversal at the internal vertex v8 of P3,
it will terminate at one of the two odd vertices, v9 or v6, forming a path and
not a cycle.
Lemma 1. A maximal local path which starts at an odd degree boundary vertex
will always end at another odd degree boundary vertex.
From § 3.1, we have ∀ vp ∈ Ii∪Ei, =⇒ δL(vp)mod 2 = 0. Therefore every edge
entering an even degree internal or boundary vertex will have a corresponding
edge available for leaving that vertex. Thus a path starting at some odd degree
boundary vertex and traversing through even vertices will be able to leave those
vertices, and can end only at another odd degree boundary vertex which does
not have any other unvisited edges. If there are 2n odd vertices, there will be
exactly n edge-disjoint paths between pairs of them.
Lemma 2. A local traversal that starts at an even degree boundary vertex or
an internal vertex will always end at the same vertex, thus completing a cycle.
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Since all the paths from odd vertices have been taken and their odd edges
visited, the remaining vertices will have an even number of unvisited edges, i.e.,
the internal or even degree boundary vertices and the unvisited edges form an
Eulerian graph. Thus any maximal path starting at an even or internal vertex
will return back to the same vertex.
Lemma 3. At least one vertex in any cycle starting at an internal vertex must
also be part of a previous odd vertex path or even vertex cycle in the same
partition.
Since partitions form a connected-component, there exists a local path between
all pairs of vertices. All maximal local paths starting and ending at odd vertices,
and maximal cycles starting and ending at the same even boundary vertex are
already taken. So, it follows that a maximal path starting at an internal vertex
must pass through a vertex that is part of a prior path or cycle.
A pivot vertex is one that is present on more than one odd degree path,
even degree cycle or an internal cycle. In Phase 1, we use these pivot vertices
between internal cycles and the odd path or even cycle to merge the former
into the latter. In Phase 3, these points of intersection between the various
fragments help recursively reconstitute the complete Euler circuit.
3.5 Complexity Measures
There are three costs associated with the distributed partition-centric approach
that we have proposed. The coordination cost is the total number of iterations
(supersteps) that the BSP execution takes. Phase 1 executes on all partitions
at a level in one superstep, in parallel, and Phase 2’s Alg. 2 constructs a full
binary merge tree. So the coordination complexity is the height of the tree,
given by dlog(n)e+ 1, where n is the number of partitions in the original graph.
The computation complexity is dominated by the Phase 1 algorithm. The
complexity of Alg. 1 executing on each partition is the time to initiate traversals
from each boundary vertex and, in the worst case, every internal vertex, and the
time to visit every local edge once. This is O(|Bi|+ |Ii|+ |Li|), for a partition
Pi. This applies to leaf and merged partitions. For each level, all partitions
execute concurrently, and so this is bound by the largest partition in a level,
and for levels.
Lastly, the communication cost is contributed by the merging of pairs of
partitions as part of Phase 2, at each level. The pathMap output from Phase 1
for a partition is sent to the other partition it merges into. The odd and even
boundary vertices, and their remote edges form a bulk of this. So the com-
munication complexity is O(|Bi|+ |Ri|), for partition Pi merging into another.
Since data transfers happen in parallel at a level, this is bound by the largest
partition in a level.
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(a) Phase 1 on Level 0 (b) Phase 2 Merge, and Phase 1 on Level 1
Figure 3: Stages of execution of algorithms in Apache Spark
4 Experiments
4.1 Implementation
We implement the Phase 1 and 2 algorithms on Apache Spark 2.2 [23] with
Java 8, using a partition-centric approach †. The implementation of Phase 3,
which can be done sequentially, is left to future work. Since Spark does not
naturally expose a partition-centric model, we model all partitions in one level
as a single Resilient Distributed Dataset (RDD), with each of our partitions
mapping to a Spark partition in the RDD. Phase 1 at a level is designed as a set
of transformations on the RDD to form a pathMap per partition, and Phase 2
generates a new RDD for the next level by merging partition pairs, based on
the merge tree computed offline. This repeats iteratively till an RDD with just
one partition remains. Fig. 3 illustrates the Spark DAG that executes for levels
0 and 1 of a graph, as captured from the Spark UI.
4.2 Experiment Setup
We run the application on a Spark cluster deployed on 8 Microsoft Azure E8s
v3 Virtual Machines (VMs), with each having 8 cores of Intel Xeon E5-2673 at
2.3 GHz, 64 GB of RAM, and 128 GB of local storage. Each Spark executor runs
on a separate VM, has access to 45 GB of RAM, and one executor is assigned
to each partition in the input graph.
The input we expect is an Eulerian graph, i.e., each vertex has an even edge
degree. But there are no well-known tools for generating such graphs. So we
first generate a powerlaw graph using the parallel RMAT tool [35], and develop
a custom tool to add additional edges between vertices that have an odd degree,
to make the graph Eulerian. The tool ensures that the edge degree distribution
of the modified graph closely matches the original graph, as illustrated in Fig. 4.
In practice, the extra edges added is ≈ 5%. Subsequently, we use the ParHip
tool [34] to partition these graphs. Table 1 lists the graphs that we generate, and
†https://github.com/dream-lab/euler-circuit
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Figure 4: Edge degree distribution for the original (Blue) and modified Eulerian
graphs (Red), for 10M vertices/50M edges.
Table 1: Characteristics of Input Eulerian graphs used
Graph |V | |E| ∑i∈n |Bi| Parts (n) ∑ |Ri||E| % |Vi| Imbal.%
G20/P2 20M 212M 13M 2 38% 19%
G30/P3 30M 318M 22M 3 49% 48%
G40/P4 40M 423M 23M 4 59% 46%
G40/P8 40M 423M 33M 8 70% 41%
G50/P8 49M 529M 40M 8 70% 63%
counts of their vertices, edges, boundary vertices, partition, edge-cut fraction,
and peak vertex imbalance across partitions, given as maxi
∣∣∣ |V |−n×|Vi||V | ∣∣∣. The
bi-directed edge counts listed are twice the number of undirected edges. We run
RMAT with its default settings, and an average undirected edge degree of 5.
4.3 Results
We examine the total time taken to execute our Eulerian circuit Spark appli-
cation for the 5 candidate graphs, as reported in the Spark logs. This time in
minutes (blue line) is shown in the Y axis of Fig. 5 for the different graph sizes
and with their partition counts in the X axis. We also plot the user compute
time taken strictly within our code logic (red line). The difference between
the two is the platform’s overhead for data transfers, coordination, scheduling
tasks, etc.
We observe that the weak-scaling is inefficient. The graphs G20/P2, G30/P3
and G40/P4 have the same ratio of input load per unit compute resource (≈
10M vertices per VM). While the ideal weak-scaling times for these should
be constant, instead they linearly increase. Doubling the resources between
G40/4P to G40/8P does not halve the time taken, indicating that strong-scaling
is poor as well. As partition-count increases, the height of the merge-tree grows
logarithmically. This increases the coordination costs for the partition-centric
model, taking 2, 3, 3, 4 supersteps for 2, 3, 4, 8 partitions. So there is a trade-off
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Figure 6: Split of user compute time for each partition and level, for the G50/P8
graph
between using less compute time against more cumulative data transfers and
coordination costs.
We do see that the user compute time (red line) is just half of the total
time (blue line), and also grows at a slower rate. This indicates that Spark’s
distributed data transfer and I/O as part of its shuffle, and the coordination
costs for on-demand scheduling of tasks (e.g., 44 tasks are scheduled during the
lifetime of G50/P8) and barrier synchronization at each application stage (e.g.,
15 stages for G50/P8) dominate. They degenerate as the the graph size increases
and the machines to transfer data across the commodity network increases.
We further examine the user compute time splits for our application.
Fig. 6 shows a stacked bar plot of various user times, spent in the Phase 1
computation (pink), and the Phase 2 partition merging (rest), for the G50/P8
graph, across different partitions at different levels of the merge tree. In level 0
with 8 partitions, P0−P7, much of the time is spent in constructing the graph
object from its storage format (Create partition object) with only ≈ 33% of the
time, on average, spent on the Phase 1 computation. Here, the graph sizes are
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Figure 7: Expected & observed Phase 1 time, per partition
large on disk (≈ 605 MB per partition for G50/P8) and the I/O and Java object
costs dominate. This continues in level 1 as well, with the additional cost of
serializing, deserializing and merging the partition object pairs. In levels 2 and
3, each merged partition grows large enough that the compute time for Phase
1 starts to dominate with fewer partitions to move and merge, taking ≈ 48%
in level 2 and ≈ 51% in level 3. We also observe that as the levels increase,
the overall compute time increases as well. This shows that the time taken to
process a merged partition is higher as more partitions are merged into one.
These illustrate the challenges of scaling graph algorithms on distributed
memory machines, even for algorithms like Euler circuits that have modest
complexity. It also highlights the inefficiencies of Big Data platforms like Spark
in handling graph data with irregular structure, with substantial time spent on
data movement (albeit coarse-grained), and Java object management, compared
to processing text or tuple data.
Next, we specifically look at the expected and observed times taken by
Phase 1, where the bulk of our actual graph traversal and circuit identification
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Figure 8: Cumulative and Average memory state size for partitions at each
level, for current, ideal and proposed approaches.
take place. Fig. 7 shows a scatter plot of the expected time complexity of Phase
1 for each partition at each level, O(|Bi| + |Ii| + |Li|), on the X axis, and the
corresponding observed time in seconds, on the Y axis. There are 8, 4, 2 and
1 partitions in levels 0, 1, 2 and 3, for a total of 15 data points. We also
show a dashed linear trend-line through these points, and a solid line with the
asymptotic complexity, i.e., all observed values lie below this.
We can clearly see that the expected time complexity closely matches the
observed times. The slopes for both the G40/8P and G50/8P graphs are similar,
and we can expect this to extrapolate to larger partitions and counts. So the
computational cost for the critical Phase 1 algorithm is consistent with our
design and analysis. We do see some outliers, e.g., in G50/8P’s level 2. This
is due to a skew in one of the two partitions at that level, as is seen in Fig. 6
for P3 at level 2. This is a consequence of the partition imbalances in level 0
caused by the external partitioner accumulating at higher levels.
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A key factor that limits our scaling is the memory consumed by the
partitions at various levels. Each (merged) partition’s state must fit in the
memory of a single machine. Our algorithm design monotonically reduces the
total in-memory state maintained across all partitions as we go up the level.
This is done by replacing edge IDs of paths and cycles found in Phase 1 with a
single path/cycle ID. But we also merge partitions up the level to allow remote
edges to be included in the circuit, thus causing the partition sizes to increase.
In an ideal case, the rate of drop in the state due to Phase 1 and the rate of
increase in the state due to merging partitions should be identical, thus requiring
a constant memory usage for partitions at any level. We study this behavior of
the memory state as the algorithm progresses.
Fig. 8 plots the cumulative (solid line) and average (dashed) number of
Int64 (i.e., 8-byte Long) values that are maintained as part of the partitions’
state at different levels. This is reported from within our user code, and is a
platform-independent metric of the algorithm’s memory use, compared to re-
porting the raw GB of RAM used as it is affected by the Java object structure,
garbage collector, etc. We report this for our current algorithm as blue lines.
The cumulative is the distributed memory state at a level across all partitions,
while the average is the per-machine (partition) size. We also report the ideal
case in green as a synthetic metric. Here, the state size for a merged partition
matches the initial state size of its child partitions – the average is constant
across levels, while the cumulative is this times the number of partitions at a
level.
We see that for both the G40/P8 and G50/P8 graphs, there is a monotonic
drop in the cumulative state as the levels progress for our current algorithms,
as expected. But the rate of drop is inadequate. This is seen by the growth in
the average partition size (blue dashed). While we expect the average size to be
at ≈ 50M Longs, as seen at level 0, for G50/P8, this instead grows to ≈ 200M
at level 3. Level 3 has just 1 merged partition rather than the 8 at level 0. But
its size is 50% of the cumulative size at level 0, rather than 12.5% we expect.
Also, the drop in cumulative size is more at higher levels rather than lower.
In an ideal case, it should be exponential and drop more initially (concave green
vs. convex blue solid lines). So the memory pressure is relieved only toward
the last level. As a consequence, we are unable to run larger graphs with weak-
scaling of memory as the required average memory increases with more levels.
In Fig. 9 (left Y axis), we examine the number of vertices of different
types per-partition at the start of Phase 1, for different levels of G50/P8, to
analyze the drop rate. Boundary vertices have local and remote edges. Since
only the local edges are consumed by Phase 1, the remote vertices are just
carried over to the merged partition (right Y axis), with only some becoming
local edges. The plots show that the number of boundary vertices and remote
edges keep growing as we merge partitions. In particular, the remote edge count
is ≈ 7× the vertex count, dominates the memory usage.
Lastly, we report that despite the use of efficient Java data structures, the
overhead between the minimal raw bytes taken by the Longs and the actual
memory used by the application is ≈ 10×. E.g., a partition that is 950MB on
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Figure 9: Vertices and edges per partition, for levels of G50/P8
disk has a memory footprint of 12.8GB within the Spark application. At the
root of the merge tree, the G50/8P partition consumes almost all of the JVM’s
allocated 45GB heap space.
5 Proposed Improvements to Partition Merging
This analysis shows that our proposed distributed algorithm for finding the
Euler circuit is unable to weakly scale due to memory pressure. The drop rate
of the partition sizes does not keep up with the growth rate due to the merging.
This is primarily due to the remote edges in the merged partitions, as they
accumulate up the levels of the merge tree.
In this section, we propose heuristics to reduce the number of remote edges
that are maintained in memory to enable the algorithm to scale. We describe
these techniques and analyze their potential benefits, but defer an implementa-
tion and empirical evaluation to future work.
Avoid Remote Edge Duplication. Our partitioned graph models undi-
rected edges as a pair of directed edges, as is common to simplify traversals [12].
However, this doubles the memory usage for maintaining edges. As we see from
Table 1, large graphs with many partitions have 70% of their edges remote, and
this duplication worsens the memory pressure.
Intuitively, if two partitions are merging, it is sufficient for only one of them
to hold a directed remote edge between them, and convert it to a pair of directed
internal edges after they merge. This allows the other partition to drop its
remote edges to this partition. E.g., in Fig. 1a, rather than P1 and P2 maintain
the remote edges e2,3 and e3,2 to each other, respectively, only one needs to
retain it, say e2,3 in P1. When they merge into P2 in the next level, we convert
the remote edge e2,3 into a pair of internal edges e2,3 and e3,2 before Phase 1.
The merge tree gives the partitions that will be merged at different levels,
and this helps us decide at graph loading time on which partition should retain
the remote edges among a pair that will (eventually) merge. Here, we select the
partition that is heavier among the pair, i.e., has more number of cumulative
20
remote edges, as the one to drop its remote edges. This relieves its memory
pressure, and also reduces the amount of state transfered from one level to
another. Using this, the cumulative remote edge count kept in-memory will
halve at each level.
Defer Transfer of Remote Edges. In our current strategy, the entire
pathMap from a partition is transfered to a parent partition when they merge.
This includes remote edges between the two partitions, and remote edges be-
tween the source partition to other partitions with which it will merge higher up
the tree. E.g., in Fig. 2, when P1 and P2 merge into P2, P1 sends it its list of
remote edges to P2, P3 and P4. While the edges to P2 become internal edges,
the ones to P3 and P4 will only be used in level 2 but are in P2’s memory in
level 1.
In addition, we reduce the number of machines that are used to hold the
merged partitions as we go up the merge-tree levels. So, while the total dis-
tributed memory on all machines is constant, the available distributed memory
is halved at each level, even as the required memory does not drop as fast.
Combining these two intuitions, we propose to delay copying of the remote
edges from a child to an ancestor partition, until we are the level at which the
ancestor is being merged. This reuses the machines on which the inactive leaf
partitions are present to hold the deferred remote edges, and sends the relevant
remote edges to the active ancestor partition at a higher level just before the
latter’s Phase 1 executes.
In Fig. 2, the partitions P1–P4 retain their remote edges on their host ma-
chines’ memory even after they complete level 0. Before level 1, P1 sends only
its remote edges to P2 when it merges with it, but retains its remote edges to
P3 and P4. Then, before level 2, P1 sends it remote edges to P3 and P4 to
the merged ancestor P4, where they become internal edges are are used in P4’s
Phase 1. As a result, we use memory available on machines hosting the leaf
partitions, reduce memory pressure on the ancestors, and minimize the number
of transfers of the the remote edges up the levels.
Analysis. We analytically model the impact of these two strategies on the
memory usage of G40/8P and G50/8P in Fig. 8, based on the previous ex-
periments’ traces. The dashed and solid red lines indicate the average and
cumulative memory state expected. We see that the total memory state (solid
red) in level 0 is 43% smaller than the current approach (solid blue) due to
avoiding holding the duplicate remote edges. As we saw in Fig. 9, the remote
edge counts outstrip the vertex counts, and hence this steep drop. As the levels
progress, we see the additional benefits from the deferred transfers. The total
memory state drops more sharply from level 0 to levels 1 and 2, compared to
the current approach. This is on top of the reduced base. The average state
maintained in the active partitions (dashed red) grows slower in levels 1 and 2,
and is 50–75% smaller than the current approach (dashed blue). We are close
to the ideal static value (dashed green); the reason the “ideal” is larger than
the proposed for levels 0 and 1 is due to the avoiding remote edge duplication.
Lastly, we note that our heuristics do not reduce the memory usage in the last
level as there are no remote edges in this single merged partition. Mitigating
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this bottleneck is left to future work.
6 Conclusions
We have designed a partition-centric distributed algorithm for finding the Euler
circuit over large graphs. Our algorithm finds local paths and cycles within
each partition, and recursively merges them to form larger paths and cycles.
These progressively reduce the memory used by replacing multiple edges with
the path or cycle IDs they appear in. We analyze its complexity metrics, and
evaluate its performance using Apache Spark. While the time complexity for
the Phase 1 is as expected, the overheads data transfer in Spark’s shuffle and
object creation in Java reduce the benefits. Also, the memory pressure grows
with the levels of merging due to remote edges that accumulate. We address this
using heuristics to mitigate the growth in remote edge state and data transfers,
and our analysis shows that these can reduce the memory usage by 50–75%.
Its empirical validation is left to future work, as is optimizing the last merged
partition and evaluating the scalability for larger graphs. We will also consider
generalizing this to non Eulerian graphs, by allowing edge revisits.
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